[1]
C.Padmini, JVR Ravindra 2020. Leakage Resilient Adder using Dual Rail, Single Clock Adiabatic Logic against DPA Attacks. International Journal of Advanced Science and Technology. 29, 04 (Jun. 2020), 6120 - 6133.