Mrs.V. Jeya Ramya, Mrs.A.Selvarani, L.Ashok Kumar 2020. Design of Modified High Speed Multiplier using Reversible logic and FPGA Implementation in Matrix Multiplication for Image Enhancement. International Journal of Advanced Science and Technology. 29, 08 (Jun. 2020), 3945 - 3955.