Reddy, K.S. and Suresh, H.N. 2019. FPGA Implementation of Reconfigurable FIR Filter using Vedic Design with CLA Adder. International Journal of Advanced Science and Technology. 28, 1 (Sep. 2019), 144 - 161.