[1]
Rashmi K M, Dr. K N Muralidhara 2020. Design of scan chain using level sensitive flip-flops for VLSI Testing. International Journal of Advanced Science and Technology. 29, 7 (May 2020), 2352-2357.